

Features

- 240pin, Registered Dual In-line Memory Module (UDIMM)
- Error Check Correction (ECC) Support
- Fast data transfer rates: PC2-4200, PC3-5300, PC3-6400
- Single or Dual rank
- 512MB (64Meg x 72), 1GB(128 Meg x 72), 2GB (256 Meg x 72), 4GB(512Mx72)
- JEDEC standard 1.8V I/O (SSTL_18-compatible)
- $V_{DD} = V_{DDQ} = 1.8V \pm 0.1V$
- $V_{DDSPD} = 3.0V$ to $3.6V$
- Differential clock inputs, Differential data strobe (DQS, DQS#) option
- 4n-bit prefetch architecture
- Multiple internal device banks for concurrent operation
- Programmable CAS latency (CL)
- Posted CAS additive latency (AL)
- WRITE latency = READ latency - 1 tCK
- Programmable burst lengths (BL): 4 or 8
- Adjustable data-output drive strength
- 64ms, 8,192-cycle refresh
- On-die termination (ODT)• Serial presence-detect (SPD) EEPROM
- Gold edge contacts
- Pb-free

Module Specification

Part Number	Module Density & Configuration	Bandwidth	Data Rate	Timing (tCL-tRCD-tRP)
SP512MBRRE533O01	512M (64Mx72) 64Mx8 1Rank	PC2-4200	DDR2-533	4-4-4
SP512MBRRE667O01		PC2-5300	DDR2-667	5-5-5
SP001GBRRE533O01	1GB (128Mx72) 64Mx8 2Ranks	PC2-4200	DDR2-533	4-4-4
SP001GBRRE667O01		PC2-5300	DDR2-667	5-5-5
SP001GBRRE533S01	1GB (128Mx72) 128Mx8 1Rank	PC2-4200	DDR2-533	4-4-4
SP001GBRRE667S01		PC2-5300	DDR2-667	5-5-5
SP001GBRRE800S01		PC2-6400	DDR2-800	5-5-5
SP002GBRRE533S01	2GB (256Mx72) 128Mx8 2Ranks	PC2-4200	DDR2-533	4-4-4
SP002GBRRE667S01		PC2-5300	DDR2-667	5-5-5
SP002GBRRE800S01		PC2-6400	DDR2-800	5-5-5
SP512MBRRE533P01	512MB (64Mx72) 64Mx4 1Rank	PC2-4200	DDR2-533	4-4-4
SP001GBRRE533R01	1GB (128Mx72) 128Mx4 1Rank	PC2-4200	DDR2-533	4-4-4
SP001GBRRE667R01		PC2-5300	DDR2-667	5-5-5
SP002GBRRE667U01	2GB (256Mx72) 256Mx4 1Rank	PC2-5300	DDR2-667	5-5-5

Note:

1. This document supports all RRE Series DDR2 240Pin UDIMM products.
2. Some item was being EOL in this list, Please contact with our sales Dep.
3. All part numbers end with a double-digit code is for customize use only.

Example: SP512MBRRE533O01-XX

Pin Assignments


240-Pin DDR2 RDIMM Front								240-Pin DDR2 RDIMM Back							
Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
1	V _{REF}	31	DQ19	61	A4	91	V _{SS}	121	V _{SS}	151	V _{SS}	181	V _{DDQ}	211	DM5/ DQS14
2	V _{SS}	32	V _{SS}	62	V _{DDQ}	92	DQS5#	122	DQ4	152	DQ28	182	A3	212	NC/ DQS14#
3	DQ0	33	DQ24	63	A2	93	DQS5	123	DQ5	153	DQ29	183	A1	213	V _{SS}
4	DQ1	34	DQ25	64	V _{DD}	94	V _{SS}	124	V _{SS}	154	V _{SS}	184	V _{DD}	214	DQ46
5	V _{SS}	35	V _{SS}	65	V _{SS}	95	DQ42	125	DM0/ DQS9	155	DM3/ DQS12	185	CK0	215	DQ47
6	DQS0#	36	DQS3#	66	V _{SS}	96	DQ43	126	NC/ DQS9#	156	NC/ DQS12#	186	CK0#	216	V _{SS}
7	DQS0	37	DQS3	67	V _{DD}	97	V _{SS}	127	V _{SS}	157	V _{SS}	187	V _{DD}	217	DQ52
8	V _{SS}	38	V _{SS}	68	Par_In	98	DQ48	128	DQ6	158	DQ30	188	A0	218	DQ53
9	DQ2	39	DQ26	69	V _{DD}	99	DQ49	129	DQ7	159	DQ31	189	V _{DD}	219	V _{SS}
10	DQ3	40	DQ27	70	A10/AP	100	V _{SS}	130	V _{SS}	160	V _{SS}	190	BA1	220	NC
11	V _{SS}	41	V _{SS}	71	BA0	101	SA2	131	DQ12	161	CB4	191	V _{DDQ}	221	NC
12	DQ8	42	CB0	72	V _{DDQ}	102	NC	132	DQ13	162	CB5	192	RAS#	222	V _{SS}
13	DQ9	43	CB1	73	WE#	103	V _{SS}	133	V _{SS}	163	V _{SS}	193	S0#	223	DM6/ DQS15
14	V _{SS}	44	V _{SS}	74	CAS#	104	DQS6#	134	DM1/ DQS10	164	DM8/ DQS17	194	V _{DDQ}	224	NC/ DQS15#
15	DQS1#	45	DQS8#	75	V _{DDQ}	105	DQS6	135	NC/ DQS10#	165	NC/ DQS17#	195	ODT0	225	V _{SS}
16	DQS1	46	DQS8	76	S1#	106	V _{SS}	136	V _{SS}	166	V _{SS}	196	A13	226	DQ54
17	V _{SS}	47	V _{SS}	77	ODT1	107	DQ50	137	NC	167	CB6	197	V _{DD}	227	DQ55
18	RESET#	48	CB2	78	V _{DDQ}	108	DQ51	138	NC	168	CB7	198	V _{SS}	228	V _{SS}
19	NC	49	CB3	79	V _{SS}	109	V _{SS}	139	V _{SS}	169	V _{SS}	199	DQ36	229	DQ60
20	V _{SS}	50	V _{SS}	80	DQ32	110	DQ56	140	DQ14	170	V _{DDQ}	200	DQ37	230	DQ61
21	DQ10	51	V _{DDQ}	81	DQ33	111	DQ57	141	DQ15	171	CKE1	201	V _{SS}	231	V _{SS}
22	DQ11	52	CKE0	82	V _{SS}	112	V _{SS}	142	V _{SS}	172	V _{DD}	202	DM4/ DQS13	232	DM7/ DQS16
23	V _{SS}	53	V _{DD}	83	DQS4#	113	DQS7#	143	DQ20	173	A15	203	NC/ DQS13#	233	NC/ DQS16#
24	DQ16	54	BA2	84	DQS4	114	DQS7	144	DQ21	174	A14	204	V _{SS}	234	V _{SS}
25	DQ17	55	Err_Out#	85	V _{SS}	115	V _{SS}	145	V _{SS}	175	V _{DDQ}	205	DQ38	235	DQ62
26	V _{SS}	56	V _{DDQ}	86	DQ34	116	DQ58	146	DM2/ DQS11	176	A12	206	DQ39	236	DQ63
27	DQS2#	57	A11	87	DQ35	117	DQ59	147	NC/ DQS11#	177	A9	207	V _{SS}	237	V _{SS}
28	DQS2	58	A7	88	V _{SS}	118	V _{SS}	148	V _{SS}	178	V _{DD}	208	DQ44	238	V _{DDSPD}
29	VSS	59	V _{DD}	89	DQ40	119	SDA	149	DQ22	179	A8	209	DQ45	239	SA0
30	DQ18	60	A5	90	DQ41	120	SCL	150	DQ23	180	A6	210	V _{SS}	240	SA1

Pin Description

Symbol	Type	Description
Ax	Input	Address inputs: Provide the row address for ACTIVE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BAx) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command. See the Pin Assignments Table for density-specific addressing information.
BAx	Input	Bank address inputs: Define the device bank to which an ACTIVE, READ, WRITE, or PRECHARGE command is being applied. BA define which mode register (MR0, MR1, MR2, and MR3) is loaded during the LOAD MODE command.
CKx, CKx#	Input	Clock: Differential clock inputs. All control, command, and address input signals are sampled on the crossing of the positive edge of CK and the negative edge of CK#.
CKEx	Input	Clock enable: CKE (registered HIGH) activates and CKE (registered LOW) deactivates clocking circuitry on the DDR2 SDRAM.
DMx	I/O	Data input mask (x8 devices only): DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH, along with that input data, during a write access. DM is sampled on both edges of DQS. Although DM pins are input-only, the DM loading is designed to match that of DQ and DQS pins.
ODTx	Input	On-die termination: ODT (registered HIGH) enables termination resistance internal to the DDR2 SDRAM. When enabled, ODT is only applied to the following pins: DQ, DQS, DQS#, and CB. The ODT input will be ignored if disabled via the LOAD MODE command.
Par_In	Input	Parity input: Parity bit for Ax, RAS#, CAS#, and WE#.
RESET#	Input	Reset: Asynchronously forces all registered outputs LOW when RESET# is LOW. This signal can be used during power-up to ensure that CKE is LOW and DQ are High-Z.
Err_Out#	Output	Parity error output: Parity error found on the command and address bus.
RAS#, CAS#, WE#	Input	Command inputs: RAS#, CAS#, and WE# (along with S#) define the command being entered.
Sx#, Sx#	Input	Chip select: Enables (registered LOW) and disables (registered HIGH) the command decoder.
SAx	Input	Serial address inputs: Used to configure the SPD EEPROM address range on the I ² C bus.
SCL	Input	Serial clock for SPD EEPROM: Used to configure the SPD EEPROM address range on the I ² C bus.
SDA	I/O	Serial presence-detect data: SDA is a bidirectional pin used to transfer addresses and data into and out of the presence-detect portion of the module.
DQx	I/O	Data input/output: Bidirectional data bus.
DQSx, DQSx#	I/O	Data strobe: Output with read data, input with write data for source synchronous operation. Edge-aligned with read data, center-aligned with write data. DQS# is only used when differential data strobe mode is enabled via the LOAD MODE command.
V _{DD} /V _{DDQ}	Supply	Power supply: 1.8V ±0.1V.
V _{DDSPD}	Supply	Serial EEPROM positive power supply: +1.7V to +3.6V.
V _{REF}	Supply	SSTL_18 reference voltage. (VDD/2)
V _{SS}	Supply	Ground.
NC	—	No connect: These pins are not connected on the module.

Simplified Mechanical Drawing(x8 1Rank)

x72 DIMM, populated as one physical rank of x8 DDR2 SDRAMs




Note: 1. All dimensions are in millimeters (inches); MAX/MIN or typical (TYP) where noted.

Note: 2. The dimensional diagram is for reference only.

Simplified Mechanical Drawing(x8 2Ranks / x4 1Rank)

x72 DIMM, populated as one physical rank of x8 DDR2 SDRAMs




Note: 1. All dimensions are in millimeters (inches); MAX/MIN or typical (TYP) where noted.

Note: 2. The dimensional diagram is for reference only.

Simplified Mechanical Drawing(x4 2Ranks)

x72 DIMM, populated as two physical rank of x4 DDR2 SDRAMs



Note: 1. All dimensions are in millimeters (inches); MAX/MIN or typical (TYP) where noted.

Note: 2. The dimensional diagram is for reference only.